

**APPARATUS AND METHOD FOR PRODUCING AN OUTPUT CLOCK PULSE
AND OUTPUT CLOCK GENERATOR USING SAME**

Inventors: Shahram Abdollahi-Alibeik
Chaofeng Huang

REFERENCE TO RELATED APPLICATIONS

[0001] The present application is related to our co-pending U.S. Patent
Application No. ^{10/654,358} ~~XXXXXX~~; entitled ARCHITECTURE AND METHOD FOR OUTPUT
CLOCK GENERATION ON A HIGH SPEED MEMORY DEVICE; invented by
Shahram Abdollahi-Alibeik and Chaofeng Huang; and filed on the same day as the
present application; and the related application is incorporated by reference as if fully set
forth herein.

[0002] The present application is related to our co-pending U.S. Patent
Application No. ^{10/654,322} ~~XXXXXX~~; entitled APPARATUS AND METHOD FOR PRODUCING
DUMMY DATA AND OUTPUT CLOCK GENERATOR USING SAME; invented by
Shahram Abdollahi-Alibeik and Chaofeng Huang; and filed on the same day as the
present application; and the related application is incorporated by reference as if fully set
forth herein.

[0003] The present application is related to our co-pending U.S. Patent
Application No. ^{10/654,561} ~~XXXXXX~~; entitled DELAY LINE AND OUTPUT CLOCK
GENERATOR USING SAME; invented by Shahram Abdollahi-Alibeik and Chaofeng
Huang; and filed on the same day as the present application; and the related application is
incorporated by reference as if fully set forth herein.

BACKGROUND OF THE INVENTION

Field of the Invention

[0004] The present invention relates to output clock generation in high speed memory
devices, and particularly in such devices having read latency greater than one output
clock cycle.